(India) System IP Design Engineer

Who You Are

• 3–6 years of experience in ASIC design, with expertise in microarchitecture and RTL for complex subsystems.
• Skilled in Verilog/SystemVerilog and comfortable working across design, debug, and analysis.
• Deep understanding of power management concepts—clocking, reset, DVFS, and low-power modes.
• Familiar with RISC-V or ARM-based SoCs and standard bus protocols (AXI, AHB, APB, CHI).
• Awareness of functional safety (ISO 26262) practices in hardware design.

What We Need

• Ability to own microarchitecture definition and RTL development of Power Management Subsystem/Interrupt Controllers/AXI Interconnect/Cache Controller.
• Experience driving verification closure, performance debug, synthesis, timing, and power optimization.
• Strong skills in LINT, CDC/RDC, and power intent checks.
• Proficiency with DV and analysis tools like Verdi, NCSIM, and power estimation tools.
• Hands-on experience in design-for-power, debug, and test methodologies.

What You Will Learn

• Building power-efficient, high-performance subsystems for advanced RISC-V/ARM architectures.
• Cross-functional collaboration from concept to silicon bring-up.
• Enhancing subsystem performance through innovative power, performance, and area optimizations.
• Leadership and mentorship experience by guiding junior design engineers.

 

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.