A
Cellular SoC Frontend STA Engineer (m/f/d)
AppleMunich, Bavaria-Bayern, Germany5+ years
Apply Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, amazing people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
In this role, you will be a key part of the Cellular SoC Integration team in Munich, Germany. As Frontend-STA engineer you are the focal point for constraints development as well as design- and timing analysis. Together with RTL designers, Physical designers, and other integration teams, you will work on very exciting designs and sophisticated technology nodes.
You will be responsible for constraint development, including deliveries for synthesis, PnR, and sign-off STA. You will work on partition- as well as SoC-level and verify the results post-synthesis for all STA modes.
In this role, you will be the link between digital design, mixed-signal design (.lib definition), and physical design. Your responsibility is to achieve sign-off quality of timing constraints, based on stakeholder requirements.
Further, you will closely collaborate with digital designers to understand the design intent and its clock structure to optimize power, performance, and area. With CAD and PD teams you will continuously improve development flows.
- Hands-on experience on multiple projects with constraint development, analysis, and debugging.
- Proven experience with industry-standard tools for STA, e.g., PrimeTime or Tempus, including multi-mode multi-corner analysis.
- Understanding of hierarchical design approaches, timing budgeting, asynchronous interfaces, DFT implementations, as well as timing and physical convergence.
- Proficient in day-to-day usage of scripting languages (TCL, Perl, Shell, Bash, Python), Linux, and revision control systems (e.g., PerForce).
- Strong understanding of Verilog with the ability to analyse RTL/Netlist designs.
- Strong interpersonal and communication skills, as well as the ability to find effective technical solutions between RTL-Design and Physical-Design teams.
- English language proficiency is required for this position.
- Bachelor’s or master’s degree in electrical engineering, Computer Science/Software Engineering, or equivalent with 5+ years of working experience, or a PhD in a relevant field with 3+ years of proven experience.
- A strong background in RTL design and SoC practices, such as multiple voltage and clock domains, integration of mixed-signal IPs, and power optimizations, is highly valued.
- Experience with synthesis flows and optimization techniques for power, performance, and area trade-offs, as well as logic equivalence checking or ECO implementation, is a plus.
- Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Similar Jobs
Pre-Silicon EngineerCupertino, California, United States
$147,400 - $272,100Speech Scientist / Engineer (Interspeech 2022)Cupertino, California, United States
RAN1/RAN4 Standards EngineerBeijing, Beijing, China
Display Metrology EngineerShenzhen, Guangdong, China
Molding Process EngineerShanghai, Shanghai, China
Molding Process EngineerShenzhen, Guangdong, China